FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
5406 Discussions

MAX10 ADC avalon MM interface

sakthi_iitm
Beginner
233 Views

I want to make VHDL master code for extracting adc data from the modular adc core ( standard sequencer with external sample storage) and send out the response data through a digital pin.

Is there any example VHDL code or reference design there for establishing Avalon MM interface between the MAX10 Internal ADC  and another VHDL master ?

 

sakthi_iitm_0-1648127983993.png

 

0 Kudos
1 Reply
Farabi
Employee
137 Views

Hello, 

 

I only have this tutorial video link : https://www.youtube.com/watch?v=u7y5ZR1E8SU

This video will take you through the steps to use the MAX 10 ADC’s “Standard Sequencer with External Storage” mode for exporting the adc conversion data to the core for post-processing. 

 

regards,

Farabi

Reply