FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
5931 Discussions

MAX10 Evaluation Kit Mechanical Locations of Connectors

Altera_Forum
Honored Contributor II
‎07-29-2015 06:27 AM
1,070 Views

Dear All, 

 

I am designing a daugtherboard for the MAX10 EVK (EK-10M08E144ES/P) to test a proof-of-concept. To do so, I need the physical locations of Pin 1 of the 8-pin headers (J2, J3, J4, J5) the the unpopulated 40-pin headers (J8, J9). 

 

I have seen the design package for the EVK that includes a Cadence .brd file which would have the required information. Unfortunately, as an Altium user, I cannot import the file to obtain the dimensions - I would need the Allegro ASCII .alg file instead. Alternatively, a simple dimensioned drawing in PDF (or similar) would work well. 

 

Is there a location in the documation that has this information that I have missed? 

 

-- Damien
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎07-29-2015 11:29 AM
239 Views

I believe you might want to try to contact Altera to request for the different file format than what is provided with the design package.

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.