FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5287 Discussions

MAX10 series -10M02SCE144I7G FPGA powered from 3.3V on all IO's will support open drain 1.05V input ?

KMANO3
Novice
434 Views

in our system we have a processor input signal voltage level of 1.05V connected to the FPGA i/o which is in 3.3V power rail.

can FPGA detect logic values from 1.05V or , does it require a separate power for the i/o bank ?

Please provide your valuable feedbak.

 

0 Kudos
1 Reply
Rahul_S_Intel1
Employee
194 Views

Hi Kumaran,

Please note that for the IO to detect values there need to analysis

One is : I/O standard

Second one VIL and VIH

 

Page no: 19

 

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/max-10/m10_datasheet.pdf

 

Please make sure that the above parameters is matching.

 

 

Reply