FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
5892 Discussions

Max 10 Dev Kit DDR3 Singal Integrity Testing

Altera_Forum
Honored Contributor II
892 Views

Is there a way to test DDR3 signal integrity on the Max 10 dev kit? I'm wondering if these signals are accessible anywhere.

0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
186 Views

You can try to run signal integrity simulation with the IO models ie IBIS and Hspice.

0 Kudos
Altera_Forum
Honored Contributor II
186 Views
0 Kudos
Altera_Forum
Honored Contributor II
186 Views

 

--- Quote Start ---  

Is there a way to test DDR3 signal integrity on the Max 10 dev kit? I'm wondering if these signals are accessible anywhere. 

--- Quote End ---  

 

 

Mind further elaborate on the signal integrity that you would like to test? Is it that you are trying to measure the eye?
0 Kudos
Reply