FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5275 Discussions

Max 10 Dev Kit DDR3 Singal Integrity Testing

Altera_Forum
Honored Contributor II
803 Views

Is there a way to test DDR3 signal integrity on the Max 10 dev kit? I'm wondering if these signals are accessible anywhere.

0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
97 Views

You can try to run signal integrity simulation with the IO models ie IBIS and Hspice.

Altera_Forum
Honored Contributor II
97 Views
Altera_Forum
Honored Contributor II
97 Views

 

--- Quote Start ---  

Is there a way to test DDR3 signal integrity on the Max 10 dev kit? I'm wondering if these signals are accessible anywhere. 

--- Quote End ---  

 

 

Mind further elaborate on the signal integrity that you would like to test? Is it that you are trying to measure the eye?
Reply