FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
5929 Discussions

Max V Clocks

Altera_Forum
Honored Contributor II
‎07-23-2012 09:59 AM
947 Views

When using the Max V CPLD Dev Board, is there access to use the on board clocks as a resource? 

 

There's a 10MHz (MaxV clock), 6MHz (usb) and a 24MHz xtal on the board, but I dont see these appearing anywhere in the documentation as clocks that can be used. 

 

I can always connect an external clock connection but seems odd the ones already there cant be used.
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎07-23-2012 10:42 AM
268 Views

The reference manual clarifies that the 10 MHz clock is directly driving the MAX V but doesn't list the pin number. 

 

The information can be found however both in the schematic diagram as well as in the pin assignments of the example designs. 

 

set_location_assignment PIN_H5 -to CLK_SE_AR
0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.