FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

Max V Clocks

Altera_Forum
Honored Contributor II
782 Views

When using the Max V CPLD Dev Board, is there access to use the on board clocks as a resource? 

 

There's a 10MHz (MaxV clock), 6MHz (usb) and a 24MHz xtal on the board, but I dont see these appearing anywhere in the documentation as clocks that can be used. 

 

I can always connect an external clock connection but seems odd the ones already there cant be used.
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
103 Views

The reference manual clarifies that the 10 MHz clock is directly driving the MAX V but doesn't list the pin number. 

 

The information can be found however both in the schematic diagram as well as in the pin assignments of the example designs. 

 

set_location_assignment PIN_H5 -to CLK_SE_AR
Reply