FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
5925 Discussions

Max V Driving Inputs with 5 V versus 3.3

Altera_Forum
Honored Contributor II
‎07-31-2013 07:20 PM
857 Views

What would happen to my Dev Board if I drove the Max V CPLD inputs with 5v? 

 

Thanks--
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎08-01-2013 02:05 AM
163 Views

You'll kill it. 

MAX V are not 5V tolerant.
0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.