FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5203 Discussions

Max V Driving Inputs with 5 V versus 3.3

Altera_Forum
Honored Contributor II
784 Views

What would happen to my Dev Board if I drove the Max V CPLD inputs with 5v? 

 

Thanks--
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
90 Views

You'll kill it. 

MAX V are not 5V tolerant.
Reply