FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5146 Discussions

MaxV Dev Board: PB0, PB1: How can they possibly work?

Altera_Forum
Honored Contributor II
809 Views

On the MaxV Development Board one side of PB0 is connected to R72, a 4.7K resistor that goes to 3.3V on the other side. Likewise with PB1 and R71. The side of R72 that goes to PB0 is .012V until the switch is depressed when it goes to zero. Assuming that this trace also goes to pin M9 of the CPLD (it would still be really nice to have a schematic drawing, which evidently has not been released as no one answered my previous post about this:cry:) I believe this is probably not sufficient voltage swing to do anything useful, like sensing a button push. I saw elsewhere here that others have used the pushbuttons, so, um, what could I be doing wrong? Is there something I missed in the user guide and reference guide?

0 Kudos
0 Replies
Reply