You can checkout more on PAC info from Intel PAC link below
For instance : we have couple of Ethernet AFU design example user guide doc under "FPGA designer" tab on the left of the website.
However, I can see that there is only statistic counter (bit transmit/receive, error count) available from these example design. Unfortunately we don't have sample design to measure the bandwidth or latency.
Sorry about that.