FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5145 Discussions

NEEK with Quartus 10.0 produces LCD jitter

Altera_Forum
Honored Contributor I
816 Views

Hello everyone, 

recently I moved a project from Quartus II 9.1 to 10.0. It worked out to be quite easy. However, my display now starts to jitter. It looks like the SGMDA cannot deliver data to the video_sync_generator in time resulting in slight shifts of the scan lines. I played around with timing constrains and changes to the SOPC design without success. It works fine in 9.1 but does not in 10.0. Anyone experienced the same problem?
0 Kudos
1 Reply
Altera_Forum
Honored Contributor I
93 Views

you can try to add the .sdc file to quartusII 10.0 project. 

sometimes it is only the software flaw!~ 

 

 

 

best regard!
Reply