FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

NIOS II Cyclone V GX Clock

CHARLES_Antoine
153 Views

hello,

I am looking to change the default frequency of the NIOS. Usually, this clock is at 50MHz, but I would like to change it.
First I chose to use a clock created by a PLL, then I tried to put a 125MHz clock available.

 

But I couldn't manage to make it run. The eclipse software tells me that there is a problem with the ELF file. But I have specified on the QSYS platform the value of the known clock.

 

I tried to modify it by all the means I know but impossible...

 

Could you please tell me how I can do this?

 

Thank you very much

 

CHARLES Antoine

0 Kudos
2 Replies
EricMunYew_C_Intel
Moderator
131 Views

Did you check if you passed your timing analysis at 125MHz ?

How did you connect PLL to Nios, can you attach your Platform Designer file ?


EricMunYew_C_Intel
Moderator
120 Views

You can try to run your Nios II at 100MHz.


Reply