Need 5M240ZM100A5 CPLD SPI TIMING DETAILS - Intel Community

FPGA, SoC, And CPLD Boards And Kits

FPGA Evaluation and Development Kits

Need 5M240ZM100A5 CPLD SPI TIMING DETAILS

418 Views

Need 5M240ZM100A5 CPLD SPI TIMING DETAILS

Link Copied

1 Reply

321 Views

Hi,

You may refer to ALTUFM SPI Timing Specification in https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/max-v/max5_handbook.pdf

Thanks.

Best regards,

KhaiY

Copy link

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.