FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
5931 Discussions

Need 5M240ZM100A5 CPLD SPI TIMING DETAILS

VANITH
Beginner
‎03-19-2020 01:14 PM
347 Views

Need 5M240ZM100A5 CPLD SPI TIMING DETAILS

0 Kudos

Link Copied

1 Reply
KhaiChein_Y_Intel
Employee
‎03-20-2020 08:59 AM
250 Views

Hi,

 

You may refer to ALTUFM SPI Timing Specification in https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/max-v/max5_handbook.pdf

 

Thanks.

Best regards,

KhaiY

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.