Nios 2, Stratix II Edition Documentation

FPGA, SoC, And CPLD Boards And Kits

FPGA Evaluation and Development Kits

Nios 2, Stratix II Edition Documentation

1,146 Views

I have inherited an older version of the Nios 2, Stratix II Edition development board (circa 2004). Unfortunately, I have been unable to find any documentation on Altera's website for this board (all documentation is for the "new" version of the board). Does anyone have any documentation (especially a schematic) for this board?

Some obvious visual differences between the older board and the newer board include:

1. The old board has two DB-9 connectors, placed on two different sides of the board. The new board has only one.

2. The old board has an EP2S60F672C5ES chip, the new board has an EP2S60F672C3N chip.

Any documentation (or pointers to documentation) would be appreciated.

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.