FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

On die capacitance

SHash6
Beginner
261 Views

Currently, I design the power distribution network for my customer. My customer uses intel stratix 10 mx. Then, I made some evaluation boards and measure some performance. As a results, the voltage fluctuation exceeds the limit. It's come from the anti-resonance peak of the PDN impedance. So I have to re-design the PDN. Could you tell me the on die capacitance of stratix 10 mx to decrease and re-design the PDN?

0 Kudos
1 Reply
Rahul_S_Intel1
Employee
130 Views

Hi ,        

The on-die capacitance is not published in our documents, requesting you to follow the PDN page no:48 to get the value

 https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug_dev_specific_pdn_20.p...

Reply