- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
We refer to the following article and implement MSI-X interrupt in our FPGA.
https://forums.intel.com/s/createarticlepage?articleid=a3g0P0000005ReB&action=view
Our design is according to above steps and example design.
There is a irq_source module controlled by BAR4 (address 0x0), and we could generate interrupt signal by it, as the following signalTap figure.
Besides, we also copy pcie_irq module from example design to our project.
And their interconnection also follows Intel's example design.
However, when we toggle irq_source module,
it seems pcie_irq module doesn't do anything, although it receives irq input signal (i.e. irq_i[2]).
We expect that pcie_irq module's MSIX* interface would toggle when receiving interrupt, but it never works.
Besides, as signalTap, Msixintfc_i shows that interrupt capability is enabled, but the table size is zero.
MsixIntfc_o[15]: Enable
MsixIntfc_o[14]: Mask
MsixIntfc_o[10:0]: Table size
It seems something wrong.
We need your help.
Do you have any suggestion?
Thanks.
Link Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi Sir,
I understand that you are working on Stratix 10 MX dev kit. So, is this design also targeting S10 MX?
Is it possible to add IntxReq_i and IntxAck_o to the STP and see its response?

- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page