PCIe freezes only when performing multiple back to back reads

FPGA, SoC, And CPLD Boards And Kits

FPGA Evaluation and Development Kits

PCIe freezes only when performing multiple back to back reads

869 Views

I have modified Altera's high-performance SDRAM reference design to issue commands and read back acquired data using Stratix II GX DK. Everything works fine when iteratively issuing commands and capturing data. But, when I try to issue command once and perform back-to-back multiple reads, PCIe freezes after a random number of operations. I used Jungo's debug monitor and found that for reason instead of unlocking the previously held handle, driver just keep locking a new handle indefintely. Has anyone seen this problem or has any suggestion on what could be going wrong?

Thanks.

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.