FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
5993 Discussions

Pcie loopback in the root complex mode

srinivasan
Beginner
504 Views

Hello sir,

       Please share the reference design for pcie loop back in the root port mode.

Pcie root complex act as master and end point act as slave.

End point should enter into loop back mode.(TS1 loop bit need to set).But i dont know how to access in the design.so please share the root port loop back reference design.

0 Kudos
0 Replies
Reply