FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits

Permanent design

Altera_Forum
Honored Contributor II
1,170 Views

Hello 

I have the Stratix2GX EP2SGX90E dvelopment kit, and until now I used the sof file to load the design into the board. The problem with this method is that when the boards powers down the design is erased. Is it possible to load the file in to the board somehow that it wont be erased when it powers down?
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
244 Views

If you have the licences for all the IP modules that you use, you can store the design in a configuration memory on the board. The board documentation should give you the procedure.

0 Kudos
Reply