FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5227 Discussions

Pin connection for P-Tile Avalon-ST for PCIe on Stratix10 DX110 FPGA chip?

CQIAN11
Beginner
258 Views

To Whom It May Concern,

I tried with the P-Tile Avalon-ST for PCIe hard IP on Stratix10 DX110 FPGA chip. However, the example design did not get the correct pinout connection for the hard IP.

And I am clear that the Series IO pins should be connected with the GXPL10A_* pins. But I am still not clear about the nPERST[L, R] PIN number. I can not find any documentation about the pin table for Stratix 10 DX. Is there any pin connection guideline or example for the PCIe Hard IP on Stratix 10 DX?

 

Thanks!

0 Kudos
5 Replies
Rahul_S_Intel1
Employee
225 Views

Hi ,

I made an example design for your reference, this will be give you better understanding about nPREST

CQIAN11
Beginner
225 Views

Hi RahlS,

Thanks for your example design. However, the device you created is Stratix10 DX 280 and I need to create a project with Stratix10 DX 110 which has different pinout numbers. Do you have any input for Stratix DX 110 FPGA Chip pinout connections for P-Tile Hard IP?

 

Thanks.

 

Best regards,

Collin​

Rahul_S_Intel1
Employee
225 Views

may I have full part no:

 

CQIAN11
Beginner
225 Views

Sure.

-family Stratix 10

-part 1SD110PJ2F43E2VG

Thanks.​

Rahul_S_Intel1
Employee
225 Views

KIndly find the attached design

Reply