FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
5922 Discussions

Pin planner SSRAM

Altera_Forum
Honored Contributor II
‎03-11-2009 03:15 PM
1,248 Views

Hi! 

 

I'm currently using the Cyclone 3 development kit, and I'm trying to use the board feature SSRAM. However, I'm not sure I've got my pins configured correctly. During compilation with Quartus II v8.1, the Analysis & Synthesis returns no critical errors, but the Fitter returns the following and the compilation fails: 

 

Error: Can't reserve pin "address_to_the_ssram" because its name already exists with a different direction 

 

Is there a solution to this problem which I do not see? 

 

I've attached a .zip-file which includes a excel-sheet with the pins and locations I've used.
SSRAM.zip
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎05-29-2009 08:48 AM
271 Views

Try this 

 

Assignment -> Device -> Device and Pin Options -> Dual-purpose pins -> Change data[0], data[1] to Use as regular IO
0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.