FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5234 Discussions

Pinout Stratix II Development Kit (not ROHS)

Altera_Forum
Honored Contributor II
859 Views

Hi all, I have a little question about the pinout of this board. I 'have this board --> http://www.altera.com/literature/manual/mnl_nios2_board_stratixii_2s60.pdf and I want to put in operation the CompactFlash connector. So I saw the pinout/signals in the document (http://www.altera.com/literature/hb/nios2/qts_qii55005.pdf ) and then I compared it with the full_featured pinout. I saw that the signal we_n was linked to C11 pin, but in full featured it was linked to E10. Can someone explain about this ? Thanks in advice. 

 

P.S. Sorry for my bad english.
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
164 Views

I don't know the specific board, but ALTERA pin out files might have mistakes, if there is a conflict use the information from the schematics.

Altera_Forum
Honored Contributor II
164 Views

Ok, thanks ^_^

Reply