FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5157 Discussions

Pins Not Configurable (always high/low)

Altera_Forum
Honored Contributor II
803 Views

Hi, 

 

I'm working with Stratix IV GX FPGA Development Kit. 

 

When I used HSMC port, there're some pins not configurable. 

 

I can set these pins as output pins in Quartus II, but their output level never change. 

 

For instance, 

AW6 --> always HIGH 

AW5 --> always HIGH 

AV5 --> always HIGH 

AW4 --> always LOW 

AR5 --> always LOW 

AT5 --> always LOW 

(... and there're much more) 

 

I've checked user manual but still got no idea. 

 

Any help or comment are appreciated. 

 

Thanks a lot.
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
97 Views

What are these pins connected to inside the FPGA?

Altera_Forum
Honored Contributor II
97 Views

 

--- Quote Start ---  

What are these pins connected to inside the FPGA? 

--- Quote End ---  

 

 

According to schematics, 

 

AW6 --> DIFFIO_RX_R12p 

AW5 --> DIFFIO_RX_R12n 

AV5 --> DQ6R/DIFFIO_RX_R10p 

AW4 --> DQ6R/DIFFIO_RX_R10n 

AR5 --> DQS7R/DIFFIO_RX_R11p 

AT5 --> DQS7R/DIFFIO_RX_R11n 

 

Any idea?
Reply