FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5240 Discussions

Problem with GPIO port altera board

SImen
Novice
394 Views

Hello all,

 

I'm using the altera board. I'm implementing a new system based on the Computer system project provided with the board. I added new PIO modules in Qsys and performed generation and instantiation of the module. I wanted to send data via the GPIO_0 port. It worked well before , so i could visualize some signals on the oscilloscope.

But the problem now is that new GPIO_0 signals i created seem to be not working , even if i send a 'high' permanent signal i cannot see it on the oscilloscope. I generated the new system and compiled several times.

 

Please could you give me some advice on how to solve this out

Best regards

0 Kudos
4 Replies
EBERLAZARE_I_Intel
143 Views

Hi,

 

May I know which Quartus Version you are using? Also, which board are you currently working on?

 

I recommend that you read our user guide on the PIO IP:

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug_embedded_ip.pdf#page=...

 

Regards.

SImen
Novice
143 Views

Hi , thank you so much for your reply

 

I finally found that the problem was with licensing of some FPGA IP cores , a time limited sof file was generated that caused the problem

since i was downloading the old sof programming file

 

Is there a way to get an unlimited version with the quartus prime lite version

 

regards

 

 

EBERLAZARE_I_Intel
143 Views

Hi,

 

Our Quartus Prime Lite Version is available as a free download with no license file required.

 

Regards.

EBERLAZARE_I_Intel
143 Views

Hi,

 

Do you have additional questions?

 

Best Regards.

Reply