FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
6232 Discussions

Programming .JIC Trouble

Altera_Forum
Honored Contributor II
‎03-19-2018 06:52 PM
1,155 Views

Hi, I have read and followed the directions out the user manual for the DE0-nano for programming the EPCS64 spansion memory and generated the .jic file fine from my .sof file. The problem lies when I try to program the file via the programmer window it reaches 0% and fails when just the .jic file is selected. I can program the .sof file just fine on the device, but cannot see why the .jic file fails. I have tried erasing the device as well and that fails right away also. Any suggestions will be very helpful. Is there a log file I can view or something?

0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎03-19-2018 07:13 PM
333 Views

I think I also might have been trying to load my compiled design file .sof and the .jic file at the same time so the factory default enhanced SFL image was never loading. I deleted the .sof file from the programmer window and just loaded the .jic file and I got it working. My mistake.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.