FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

Quartus II top level Entry

Altera_Forum
Honored Contributor II
956 Views

HI, 

In Quartus II project, a file (.bdf .v ...) can be set as Top level entry for the project. But how to find out which file is the current top level entry for the project? 

thanks
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
103 Views

HI, 

I think I figured out. The project entry's property shows the file, which is the top level entry, if I am right.
Reply