FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5232 Discussions

Quartus Prime Pro 19.3 waveform simulations

Ankit_P_Intel
Employee
205 Views

Hello

 

I have quartus prime pro 19.3 version with license in place; i have installed modelsim as part of quartus installation. In order to learn design flow and tool chains within quartus prime pro, i intend to run half adder design and a testbench (https://verilogguide.readthedocs.io/en/latest/verilog/testbench.html). I am able to compile design without any errors . there are a few warnings.

 

now I want to run testbench and see waveform for function verification.

 

I have reviewed various blogs and links but i cant find answers i need to figure out how can i run testbench and visualize waveforms.

 

RTL simulation is very basic capability a designer need

can you help?

0 Kudos
2 Replies
SyafieqS
Moderator
142 Views

Hi Ankit,

 

Yes sure, I have seen the link, half adder and the testbench. You can refer to link below for Quick Start Simulation tutorial.

 

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug_gs_msa_qii.pdf

 

Thanks,

Regards

 

 

Ankit_P_Intel
Employee
142 Views

Hello,

thanks for the link; but it doesn't help much since it is based on Quartus standard edition Vs i have prime pro edition. the flow breaks from me from starting; pg 4 figure 2; i cant locate those fields and cant make further progress.

 

thanks

 

Reply