FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits

Quartus Prime Pro 19.4

User1580871742356367
997 Views

I'm integrating my SoC and FPGA projects. I got error message below. Any ideas or suggestion?

User1580871742356367_0-1597759304362.png

Problem Details
Error:
*** Fatal Error: Access Violation at 00000000AF9A9F80
Module: quartus_fit.exe
Stack Trace:
 0xaf9a9f7f:
     0x236d: PLACE_DB::~PLACE_DB + 0x5d (db_place_db)
     0xc029: `dynamic atexit destructor for 'PLACE_DB::s_place_db'' + 0x19 (db_place_db)
    0x107b2: _execute_onexit_table + 0x102 (ucrtbase)
     0xce0a: _register_onexit_function + 0xea (ucrtbase)
    0x106e3: _execute_onexit_table + 0x33 (ucrtbase)
     0xa819: dllmain_crt_process_detach + 0x4d (db_place_db)
     0xa90f: dllmain_dispatch + 0xbf (db_place_db)
    0x3778a: LdrShutdownProcess + 0x1da (ntdll)
    0x3c1df: RtlExitUserProcess + 0x8f (ntdll)
     0x634c: exit + 0xec (ucrtbase)
     0x62de: exit + 0x7e (ucrtbase)
     0x508c: err_ie_abort_or_exit + 0x3c (CCL_ERR)
    0x45e08: MSG_ERROR_INFO::finalize + 0x248 (CCL_MSG)
    0x46879: MSG_INTERNAL_ERROR::report_impl + 0x109 (CCL_MSG)
    0x466ed: MSG_INTERNAL_ERROR::report + 0xd (CCL_MSG)
    0x47394: `anonymous namespace'::fdrgn_final_check + 0x184 (fitter_fdrgn)
    0x40a23: FDRGN_EXPERT::check_and_report + 0x2f3 (fitter_fdrgn)
    0x13109: fit2_write_fitter_report + 0x169 (comp_fit2)
    0x16442: TclNRRunCallbacks + 0x62 (tcl86)
    0x17c4d: TclEvalEx + 0x9ed (tcl86)
    0xa6a8b: Tcl_FSEvalFileEx + 0x22b (tcl86)
    0xa5136: Tcl_EvalFile + 0x36 (tcl86)
    0x1531c: qexe_evaluate_tcl_script + 0x3bc (comp_qexe)
    0x14342: qexe_do_tcl + 0x4b2 (comp_qexe)
    0x1a84e: qexe_run_tcl_option + 0x5ee (comp_qexe)
    0x18ae1: QCU::DETAIL::intialise_qhd_and_run_qexe + 0xa1 (comp_qcu)
    0x2a74c: qcu_run_tcl_option + 0x2ec (comp_qcu)
    0x1a156: qexe_run + 0x446 (comp_qexe)
    0x1b28a: qexe_standard_main + 0x26a (comp_qexe)
     0x2052: qfit2_main + 0x82 (quartus_fit)
    0x149b8: msg_main_thread + 0x18 (CCL_MSG)
    0x16061: msg_thread_wrapper + 0x71 (CCL_MSG)
    0x20d90: mem_thread_wrapper + 0x70 (ccl_mem)
    0x13f3d: msg_exe_main + 0x20d (CCL_MSG)
     0x2918: __scrt_common_main_seh + 0x11c (quartus_fit)
    0x1570c: BaseThreadInitThunk + 0xc (kernel32)
    0x5385c: RtlUserThreadStart + 0x1c (ntdll)
 
End-trace


Executable: quartus_fit
Comment:
None

System Information
Platform: windows64
OS name: Windows 7
OS version: 6.1

Quartus Prime Information
Address bits: 64
Version: 19.4.0
Build: 64
Edition: Pro Edition

  

0 Kudos
5 Replies
User1580871742356367
981 Views

Any updates?

Can someone answer this? Thnaks.

0 Kudos
EBERLAZARE_I_Intel
976 Views

Hi,

How did you get this error reported? Was it during Quartus Compilation? 

Are you attempting to load/combine different version of Quartus project files?

0 Kudos
User1580871742356367
972 Views

It's during compilation after fitter.

0 Kudos
User1580871742356367
948 Views

It happened only when I was integrating FPGA subsystem with HPS subsystem.

FPGA subsystem/project alone is fine and HPS subsystem/project is fine too.

 

The fitter was complemented without error while the error message pop-up.

I could run the Timing Analysis and Assembler manually afterwards.

 

I’ve also tried on different computers and it’s the same.

Hope to get some feedback ASAP! Thanks.

0 Kudos
EBERLAZARE_I_Intel
868 Views

Hi,

I believe your files from both project are not in the correct directory when compiling, things to try you may want to place the .v files from both projects in the top-level folder and re-compile.

0 Kudos
Reply