Remote Update IP for Cyclone III

FPGA, SoC, And CPLD Boards And Kits

FPGA Evaluation and Development Kits

Remote Update IP for Cyclone III

900 Views

HI,

Does PFL already included in the Remote Update IP for the Cuclone III?

I am confused with the remote update reference design (An521), which has many circuitries, such as delay, PFL, etc. outside the RU module. If I use Remote Update IP released by Altera, do I have to add PFL, etc in my factory image and application image?

What exactly Remote Update IP functions defined?

Or simply can the Remote Update IP alone complete the remote update job?

Urgent, please help.

David

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.