FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5231 Discussions

Remote Update IP for Cyclone III

Honored Contributor II



Does PFL already included in the Remote Update IP for the Cuclone III? 


I am confused with the remote update reference design (An521), which has many circuitries, such as delay, PFL, etc. outside the RU module. If I use Remote Update IP released by Altera, do I have to add PFL, etc in my factory image and application image? 

What exactly Remote Update IP functions defined? 


Or simply can the Remote Update IP alone complete the remote update job? 


Urgent, please help. 


0 Kudos
0 Replies