FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
5930 Discussions

Routing rule of LVDS

Jiayi_H_Intel
Employee
‎03-18-2020 02:04 AM
363 Views

Hi experts

 

What's the routing rule of LVDS? For example, differential pair’s intra length matching, Clock-to-Data length matching, maximum trace length, etc.

Or any guide for reference?

0 Kudos

Link Copied

2 Replies
Rahul_S_Intel1
Employee
‎03-18-2020 03:58 PM
274 Views

Hi ,

I am kindly requesting to follow the guidelines provided by altera

https://www.intel.com/content/www/us/en/programmable/support/support-resources/support-centers/board-design-guidelines.html

0 Kudos
Copy link
Rahul_S_Intel1
Employee
‎03-28-2020 02:40 PM
274 Views

Hi ,

Kindly let me know if you need further assistance

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.