FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

Routing rule of LVDS

Jiayi_H_Intel
Employee
211 Views

Hi experts

 

What's the routing rule of LVDS? For example, differential pair’s intra length matching, Clock-to-Data length matching, maximum trace length, etc.

Or any guide for reference?

0 Kudos
2 Replies
Rahul_S_Intel1
Employee
122 Views

Hi ,

I am kindly requesting to follow the guidelines provided by altera

https://www.intel.com/content/www/us/en/programmable/support/support-resources/support-centers/board...

Rahul_S_Intel1
Employee
122 Views

Hi ,

Kindly let me know if you need further assistance

Reply