FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
All support for Intel NUC 7 - 13 systems has transitioned to ASUS. Read latest update.
5853 Discussions

S10 Native Phy SR or LR link type

Petkov_Alex
New Contributor I
328 Views
Hello. I am interested in setting via Platform Designer in S10 Transceiver Native Phy, what difference between Transceiver link type SR or LR, what settings in background it does before and after compilation.
SR and LR I understand, SR(Short) and LR(Long), so SR means chip to chip, chip to module, and LR is backplane connection. Can somebody explain?
0 Kudos
1 Solution
Kshitij_Intel
Employee
258 Views

Hi,


Nothing changes in Assignment editor.

In Stratix 10 L/H-Tile speak, SR (Short Reach) is chip-to-chip (low loss) , and LR (Long Reach) is backplane (high loss). So the changes will be in the PMA and its ability to TX & RX over different loss profiles. If you are transmitting over a backplane, or to another board, or lossy medium, use LR. If you are transmitting to the same chip (including optical module) use SR.


Thank you

Kshitij Goel


View solution in original post

0 Kudos
4 Replies
Kshitij_Intel
Employee
287 Views

Hi Alex,


For clarification related to SR and LR means sharing the AN835 related to PAM4 signaling fundamentals. Please refer to the link below.


https://www.intel.com/content/www/us/en/docs/programmable/683852/current/cei-56g-interconnect-reaches-and-application.html


Also, we follow the Optical Internetworking Forum(OIF) clauses for the specifications of SR and LR. Please refer the link below.


https://www.intel.com/content/www/us/en/docs/programmable/683723/current/data-pattern-generation.html


Hope this will help you, please let me know if you are looking for something else.


Thank you

Kshitij Goel



0 Kudos
Petkov_Alex
New Contributor I
278 Views
You did not understand my question. I have read this documents, I am interested, what Transceiver Link Type parameter change may be in assignment editor or in compilation time.
0 Kudos
Kshitij_Intel
Employee
259 Views

Hi,


Nothing changes in Assignment editor.

In Stratix 10 L/H-Tile speak, SR (Short Reach) is chip-to-chip (low loss) , and LR (Long Reach) is backplane (high loss). So the changes will be in the PMA and its ability to TX & RX over different loss profiles. If you are transmitting over a backplane, or to another board, or lossy medium, use LR. If you are transmitting to the same chip (including optical module) use SR.


Thank you

Kshitij Goel


0 Kudos
Kshitij_Intel
Employee
234 Views

Hi,


As we do not receive any response from you on the previous answer that we have provided. Please login to ‘https://supporttickets.intel.com’, view details of the desire request, and post a response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you on your follow-up questions.


Thank you

Kshitij Goel


0 Kudos
Reply