FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

SDRAM problem

Altera_Forum
Honored Contributor II
813 Views

Hi all. 

I am using de-2 board. 

I am trying to access the SDR sdram on board without using a nios system(but still using a SOPC builder).  

Tutorial(s) provided by altera says to use a -3 ns delay in order to have a correct timing with the controller; but even if I drive the sdram controller with a -3ns @50MHz clock, ito doesn't work. 

 

ow, the question is.. How can I find the right delays by own? 

I've tryied to run timing analysis but I wasn't still able to find the right timing.  

It'so frustrating.
0 Kudos
0 Replies
Reply