SGMII with Phy 88E1111 via LVDS

FPGA, SoC, And CPLD Boards And Kits

FPGA Evaluation and Development Kits

SGMII with Phy 88E1111 via LVDS

862 Views

Hi Guys,

I have an Altera Board with 88E1111 on it connecting to FPGA via LVDS I/Os.

I have an SGMII core under verification.

I did manage to run the Auto-nego successfully once.

Then after that I have no idea what changes make the thing not work any more.

The Phy keeps sending out: BC 42 00 00, BC 5B 00 00 ... ==> my SGMII core is therefore stuck at Ability Detect

I've read the register 17 page 1 for the status, value = A010 which translates to:

- Fiber link not up

- Fiber energy not detected

Another problem is i don't have a scope to check for the signal. :(

Any advice? Any PHY register to read to find out more what's going on? Any setting to the LVDS TX at the FPGA side?

Thanks a lot!

I'm really afraid that the LVDS receiver at the PHY is blown up :(.

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.