FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5231 Discussions

SLVS signal pin feeding Deserializer

MamaSaru
Novice
568 Views

Hi,

I can’t find Intel FPGA device like below:

 

  1. Can receive 1.6Gbps SLVS differential signals.
  2. These SLVS inputs feed each source synchronous Deserializer.
  3. Number of SLVS inputs is 60 pair, preferable 120 pair.

 

The Center voltage of SLVS is lowered to 0.2V in it’s specification.

Because of this, Arria 10 or Cyclone 10 GX could not handle the speed of 1.6Gbps.

Do you have any idea to realize my needs?

Should I use other vendor’s FPGA?

 

Masaru

0 Kudos
2 Replies
MamaSaru
Novice
201 Views

​sorry for posting improper community.

I will repost to programable device community.

YuanLi_S_Intel
Employee
201 Views
Hi Masaru, Apologize that the SLVS I/O standard is only available in MAX 10. For Arria 10 and Cyclone 10 GX, you might need to choose the different pair in which the electrical specification is matching the input SLVS signal. Regards, YL
Reply