FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5155 Discussions

SOPC Builder exports internal IO pins

Altera_Forum
Honored Contributor II
1,059 Views

Hi 

I added serval IPs in sopc file, it passes SOPC builder. But it exports many interanl IO connection pins. Then it fails Analysis due to exceeding available IOs on the chip.  

Why and how to prevent those internal pins from exporting? 

Thank you, 

david
0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
119 Views

What version of the tools are you using, what are the signals called, and which components are they coming from? 

 

If these signals are supposed to be exported to the top and you are just doing some benchmarking and running out of I/O you can either assign those signals to virtual I/O or create a top level wrapper where you only connect the I/O you want to hit the pins and leave the rest internally connected/no connects.
Altera_Forum
Honored Contributor II
119 Views

Thank you, 

david
Altera_Forum
Honored Contributor II
119 Views

hi,BadOmen 

I am sorry to bother you here, 

can you help me about the thread "questions about DMA transmition" 

thanks~
Reply