SSRAM Memory Test Failed

FPGA, SoC, And CPLD Boards And Kits

FPGA Evaluation and Development Kits

SSRAM Memory Test Failed

929 Views

Hi!

I am currently working on Cyclone II EP2C70F672C6N DSP Development Kit of Altera. I am trying to run Nios II memory test small example to test the ssram. The problem i am facing is that once the program is downloaded through Nios II, the memory test fails after i give address range for memory testing. I have used Qsys to build the system by using Production Test Example given in Nios II installation folder. The example uses Cypress SSRAM CY7C1380 while the SSRAM present onmy board is Cypress CY7C1360B. But the production test example runs fine which shows that this scheme works. The error i got in Nios II says:

Data bus test failed at bit 0x1.

I am so stuck in this issue. Help me ...

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.