FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

SSRAM Memory Test Failed

Altera_Forum
Honored Contributor II
856 Views

Hi! 

I am currently working on Cyclone II EP2C70F672C6N DSP Development Kit of Altera. I am trying to run Nios II memory test small example to test the ssram. The problem i am facing is that once the program is downloaded through Nios II, the memory test fails after i give address range for memory testing. I have used Qsys to build the system by using Production Test Example given in Nios II installation folder. The example uses Cypress SSRAM CY7C1380 while the SSRAM present onmy board is Cypress CY7C1360B. But the production test example runs fine which shows that this scheme works. The error i got in Nios II says: 

Data bus test failed at bit 0x1. 

 

I am so stuck in this issue. Help me ...
0 Kudos
0 Replies
Reply