Send on a 8 data bus : 8 data and 8 data and ...

Altera_Forum · ‎05-25-2009

Hi,

My problem is very simple :

I want to send on a single bus of 8 bits (named "BigBus" for example), 3 differents letter (coded in ASCII so 8 bits each).

At each clock count, the data must change :

BigBus = Letter 1 (Wait rising_edge clock) Letter 2 (wait rising_edge clock) Letter 3 (Wait rising_edge clock) Letter 1 (Wait rising_edge clock) Letter 2 ...

I know that what I shearch is a multiplexer but every example I have are not easy to write in vhdl and furthermore, I want to add a new letter quickly (in fact, if it's possible, I just want to add a line for each letter added).

Thanks for your help and sorry pour my bad english, I'm French...:rolleyes:

Altera_Forum · ‎05-25-2009

use counter and case, or 2D array:


type my_data is array(0 to 2) of std_logic_vector(7 downto 0);
signal my_characters: my_data := ("01110100","00001111","00110000");
 
-- or
--constant my_characters: my_data := ("01110100","00001111","00110000");
 
signal count: integer range 0 to 2;
 
begin
 
process
begin
wait until clk = '1';
 
if count = 2 then
    count <= 0;
else
    count <= count + 1;
end if;
 
bigbus <= my_characters(count);
 
end process;

Altera_Forum · ‎05-26-2009

ok, thanks :)

I test and I confirm if everything is alright