FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
6330 Discussions

Simulation LPM_ADD_SUB

Savino
Beginner
‎04-04-2025 03:32 AM
163 Views
Solved Jump to solution

Good morning, 'm trying to simulate a simple three-bit adder with 1 but as soon as I launch ModelSIM and force the input signal to 000 for example, the output signal remains in z state. I also tried to input a clock signal but the output signal always remains in z state. How can I solve this? I expected that, whether forcing the input variable to a value or not, the output variable should increment its value by 1. Attached the drawing I am using.

Any Help?

LPM_ADD_SUB.png

 

Labels (1)
Labels:
0 Kudos
1 Solution

Link Copied

2 Replies
Savino
Beginner
‎04-04-2025 03:34 AM
162 Views
Solved Jump to solution

sorry, the right figure is this

LPM_ADD_SUB.png

 

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.