FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5237 Discussions

Status register after warm reset isn't set

MBach3
Beginner
1,285 Views

Hi

I'm using a custom board with a cyclone v fpga. The bare metal application, enables the watchdog. According the documentation should have a bit setted in rstmgr.stat field. I read them after a wd is happen, but the register are 0.

 

Do anyone have a successful configered watchdog and can explain a working solution.

 

Regards

Tinu

0 Kudos
1 Reply
Ahmed_H_Intel1
Employee
114 Views

Hi,

To learn about the Bare Metal please check the following:

1- Document to learn

https://www.intel.com/content/www/us/en/programmable/documentation/lro1424280108409.html

 

2- How to Video

https://www.youtube.com/watch?v=GHuM2mBlLxc

 

3- Examples for CycloneVSoC

https://github.com/robertofem/CycloneVSoC-examples

 

Regards,

Ahmed

Reply