FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5197 Discussions

Stratix 10 DX Development Kit Example Design Not Working

BigHandsomeBee
192 Views

I'm trying to compile the example design provided for Stratix 10 DX development kit, but the compilation failed.

However, the provided example sof file is working.

Below are the steps I have done:

 

1. Copy dx_golden_top (example design) folder to a custom destination.

2. Open dx_golden_top.qpf

3. Start compile

4. Two errors are reported: (1) Two ports are assigned to the same pins. After carefully comparing the provided qsf with the schematic, there is an error in qsf, and I fixed it. (2) Error "

Design requires 1076 user-specified I/O pins -- too many to fit in the 816 user I/O pin locations available in the selected device".

5. I did not find any information to fix the second error.

 

BigHandsomeBee_0-1624693579171.png

 

 

Urgently need some help. Thanks.

0 Kudos
1 Solution
JohnT_Intel
Employee
162 Views

Hi,


May I know if you have connected the XCVR IP to the Golden design? The reason is that the XCVR pin will not be assigned to pin connection if it is not connected to the XCVR IP. So I would recommend you to comment out the XVCR pin for PCIe or UPI interface if you are not using it.


View solution in original post

2 Replies
JohnT_Intel
Employee
163 Views

Hi,


May I know if you have connected the XCVR IP to the Golden design? The reason is that the XCVR pin will not be assigned to pin connection if it is not connected to the XCVR IP. So I would recommend you to comment out the XVCR pin for PCIe or UPI interface if you are not using it.


JohnT_Intel
Employee
158 Views

Attach is the updated top level file which I commented out the XCVR ports.

Reply