- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I am attempting to use the JTAG to Avalon Memory Map Master Bridge IP core with a Stratix 10 Signal Integrity Kit but when I program the board with the System Console I get an exception saying that no SLD nodes will be created for the device; I have also tried programming the board with the standalone programmer and communicate with the core through the system console but in that instance there is no exception but no reads or writes will finish.
I first noticed this error with the 10G Ethernet MAC example design and have also created a project that only contains the JTAG core, a PIO, and clock and reset source that throws the same exception. When I remove the JTAG core from the example design it programs without issue but I am unable to test the rest of the functionality because the JTAG core is the only way I have to communicate with the chip.Link Copied
3 Replies
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Can you show your Platform Designer System Contents? And what is the exact error message(s) you are getting?
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
The pictures are too small to see.
Is this system the entire design? Where is the clock coming from?
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page