Stratix III DSP kit Quad Video HSMC

FPGA, SoC, And CPLD Boards And Kits

FPGA Evaluation and Development Kits

Stratix III DSP kit Quad Video HSMC

958 Views

i was having difficulty to connect the test pattern to the video buffer that being connected to 1gb of ddr2 dimm. The problem is the output of the clock video show blank screen. :mad::mad:

I was able to display the test pattern without using the video buffer?

Anyone has the reference design to test the ddr2 dimm is working properly or not, cause i have try the official emi_ddr2_siii.zip, but the signal tap didn't give any chances to the value inside. It seem like there is no trigger happen all the time. The compilation of emi_ddr2_siii.zip in EDA netlist was unsucessful due to open core license problem...:mad::mad:

Anybody could help?Thank you

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.