FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5277 Discussions

Stratix IV E FPGA Dev Kit Ethernet Unstable

Altera_Forum
Honored Contributor II
850 Views

Hi  

I have modified to simple socket server for my purpose on the dev kit a find that it will crash regularly. It seems that after a random period of time the packet information received seem all scrambled up. Something I can transfer gigs of information before a crash sometimes very little. Also it seems that if there are no transfers for a period of time we I go to transfer more info the crash occurs right away. I am at a lost and I don't know where to look? Any tips are appreciated. Thanks. 

 

I am using Q II 10.1 and NIOS II 10.1 if that helps.
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
133 Views

It sounds like the timing is not meeting. 

Have you checked all the time quest reports? 

Have you constraints all the path(s) correctly?
Reply