FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
5925 Discussions

Stratix IV Signal Integrity Dev Kit: Which pins are connected to the 4-pin header?

Altera_Forum
Honored Contributor II
‎07-30-2010 01:44 PM
1,012 Views

I have the Stratix IV Signal Integrity Development Kit. It's been great so far, and the reference manual is very helpful. 

 

The manual mentions that there are four general-purpose IOs that come out to a 4-pin header on the board. I can see it, it's number J25. The problem is, I can't find which pins of the FPGA this header is connected to. If it's in the reference manual, I'm just not seeing it. 

 

Does anyone know which FPGA pins are connected to this 4-pin header?
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎07-30-2010 03:29 PM
242 Views

Never mind, I realized that the information is available in the board schematic that came with the development kit. I found this in: 

/altera/91/kits/stratixIVGX_4sgx230_si/board_design_files/stratixIVGX_4sgx230_si_c/schematic 

in case anyone else is looking for it. 

 

And here are the pin assignments for these general purpose IOs: 

IO0: AT23 

IO1: AU23 

IO2: AV23 

IO3: AW23
0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.