FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5234 Discussions

Stratix V GX SI Dev Kit - Sometimes no link in Transceiver Toolkit

Altera_Forum
Honored Contributor II
899 Views

Hello, 

i am using the mentioned board and successfully tested an external transceiver loop with the examples (10312 mbps). I also changed the phy in qsys to fractions of 10312 mbps whichs works as long as the reference clock remains constant. 

 

Now I changed to 6000 mbps with 300 MHz and i get no link, also 12500 mbps with 500 MHz refclk. 

 

In another case I configured the low latency PHY with 8000mbps and 500 MHz and it works without problems.  

 

I changed the refclk to 500 MHz in Qsys/clocks, Qsys/phy and in the sdc-file and of cause i changed the clock on the board. 

 

 

Does anyone has an idea why some datarates doesn't work, respectivly what I forgot? 

 

Thanks, Micha
0 Kudos
4 Replies
Altera_Forum
Honored Contributor II
168 Views

It sound weird, the higher rate works fine while lower rate seems problematic. You mentoned it does not work in external loopbavk, how about internal loopback? 

Question: thd first attempt is work on custom phy or native phy? 

can try the non-working rate on low latency phy as seem low latency phy is alqays working?
Altera_Forum
Honored Contributor II
168 Views

 

--- Quote Start ---  

It sound weird, the higher rate works fine while lower rate seems problematic. You mentoned it does not work in external loopbavk, how about internal loopback? 

--- Quote End ---  

 

 

i will take a look. 

 

 

--- Quote Start ---  

 

Question: thd first attempt is work on custom phy or native phy? 

can try the non-working rate on low latency phy as seem low latency phy is alqays working? 

--- Quote End ---  

 

 

All rates are made on low latency phy. So, I can't follow you exactly, can you give me some more explainations :)?
Altera_Forum
Honored Contributor II
168 Views

Ok, if all on low latency phy, then it is fine. I though u try on different phy. I am trying to isolate the common failure symptom from your experiments

Altera_Forum
Honored Contributor II
168 Views

Maybe u can try the 6gbps using Native Phy, to isolate whether is phy dependent.

Reply