Stratix10器件中，与部分重配置的DATA[15:0]管脚和初始化的AVST_DATA是复用管脚吗 - Intel Community

FPGA, SoC, And CPLD Boards And Kits

FPGA Evaluation and Development Kits

Stratix10器件中，与部分重配置的DATA[15:0]管脚和初始化的AVST_DATA是复用管脚吗

354 Views

Link Copied

1 Reply

256 Views

是的。可以用给I/O。

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/dp/stratix-10/pcg-01020.pdf （第八页）

Copy link

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.