FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
5969 Discussions

Stratix10器件中,与部分重配置的DATA[15:0]管脚和初始化的AVST_DATA是复用管脚吗

smeng12
Partner
364 Views

Catch19B6.jpgInsertPic_DC59.jpg

0 Kudos
1 Reply
YuanLi_S_Intel
Employee
266 Views
0 Kudos
Reply