FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5238 Discussions

Stratix10器件中,与部分重配置的DATA[15:0]管脚和初始化的AVST_DATA是复用管脚吗

smeng12
Partner
247 Views

Catch19B6.jpgInsertPic_DC59.jpg

0 Kudos
1 Reply
YuanLi_S_Intel
Employee
149 Views
Reply