FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
5924 Discussions

Stratix10 E-tile how to use the nine reference clock

DXu2
Partner
348 Views

Stratix10 E-tile how to use the nine reference clock?What should I pay attention to?

0 Kudos
2 Replies
Deshi_Intel
Moderator
243 Views

HI,

 

Your question is too generic. My best answer for you is to check out E-tile user guide doc chapter 4 that explained on E-tile refclk pins

 

Basically NativePHY IP support refclk pin switching up till 5 pins in one NativePHY design.

  • Meaning you can connect different refclk pins to different clock frequency and switch between different refclk pins in actual application test later to support different data rate

 

Thanks.

 

Regards,

dlim

0 Kudos
Deshi_Intel
Moderator
243 Views

Hi,

 

I have not hear back from you.

 

I hope I have clarified your doubt.

 

For now, I am setting this case to closure.

 

Thanks.

 

Regards,

dlim

0 Kudos
Reply