FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5152 Discussions

Stratix10 E-tile how to use the nine reference clock

DXu2
Partner
237 Views

Stratix10 E-tile how to use the nine reference clock?What should I pay attention to?

0 Kudos
2 Replies
Deshi_Intel
Moderator
132 Views

HI,

 

Your question is too generic. My best answer for you is to check out E-tile user guide doc chapter 4 that explained on E-tile refclk pins

 

Basically NativePHY IP support refclk pin switching up till 5 pins in one NativePHY design.

  • Meaning you can connect different refclk pins to different clock frequency and switch between different refclk pins in actual application test later to support different data rate

 

Thanks.

 

Regards,

dlim

Deshi_Intel
Moderator
132 Views

Hi,

 

I have not hear back from you.

 

I hope I have clarified your doubt.

 

For now, I am setting this case to closure.

 

Thanks.

 

Regards,

dlim

Reply