FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
The Intel sign-in experience has changed to support enhanced security controls. If you sign in, click here for more information.
5547 Discussions

Stratix10 E-tile how to use the nine reference clock

DXu2
Partner
283 Views

Stratix10 E-tile how to use the nine reference clock?What should I pay attention to?

0 Kudos
2 Replies
Deshi_Intel
Moderator
178 Views

HI,

 

Your question is too generic. My best answer for you is to check out E-tile user guide doc chapter 4 that explained on E-tile refclk pins

 

Basically NativePHY IP support refclk pin switching up till 5 pins in one NativePHY design.

  • Meaning you can connect different refclk pins to different clock frequency and switch between different refclk pins in actual application test later to support different data rate

 

Thanks.

 

Regards,

dlim

Deshi_Intel
Moderator
178 Views

Hi,

 

I have not hear back from you.

 

I hope I have clarified your doubt.

 

For now, I am setting this case to closure.

 

Thanks.

 

Regards,

dlim

Reply