Is the clock level of e-tile only lvpecl?Is LVDS ok?
It's not recommended to use LVDS.
Pls stick with LVPECL for proper operation as highlighted in Stratix 10 datasheet.
I hope I have clarified your doubt.
For now, I am setting this case to closure.
For more complete information about compiler optimizations, see our Optimization Notice.