FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5241 Discussions

Stratix10 Etile reference clock level questions

DXu2
Partner
256 Views

Is the clock level of e-tile only lvpecl?Is LVDS ok?

0 Kudos
2 Replies
Deshi_Intel
Moderator
125 Views

HI,

 

It's not recommended to use LVDS.

 

Pls stick with LVPECL for proper operation as highlighted in Stratix 10 datasheet.

 

Thanks.

 

Regards,

dlim

Deshi_Intel
Moderator
125 Views

hi,

 

I hope I have clarified your doubt.

 

For now, I am setting this case to closure.

 

Thanks.

 

Regards,

dlim

Reply