FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
5985 Discussions

Stratix10 Etile reference clock level questions

DXu2
Partner
506 Views

Is the clock level of e-tile only lvpecl?Is LVDS ok?

0 Kudos
2 Replies
Deshi_Intel
Moderator
375 Views

HI,

 

It's not recommended to use LVDS.

 

Pls stick with LVPECL for proper operation as highlighted in Stratix 10 datasheet.

 

Thanks.

 

Regards,

dlim

0 Kudos
Deshi_Intel
Moderator
375 Views

hi,

 

I hope I have clarified your doubt.

 

For now, I am setting this case to closure.

 

Thanks.

 

Regards,

dlim

0 Kudos
Reply